

HIGH EFFICIENCY FREE RUNNING CLASS F OSCILLATOR

M. PRIGENT*, M. CAMIADE**, G. PATAUT**,
D. REFFET***, J.M. NEBUS*, J. OBREGON*

*IRCOM - C.N.R.S.- Univ. de Limoges - 7 rue Jules Vallès - 19100 BRIVE

**THOMSON CSF - TCS - Domaine de Corbeville B.P. 10 - 91401 ORSAY CEDEX

***THOMSON CSF - TCM - 29 boulevard Carnot - 91300 MASSY

ABSTRACT

A free running 1.6 GHz oscillator yielding 67 % power efficiency with 24 dBm output power is proposed. It is based on the use of a transistor working in the an high efficiency class F associated to an appropriate feedback network. The transistor is a 2 mm gate periphery, 0.7 μ m gate length MESFET and it is built by THOMSON foundry. The main impact of the characteristics of the constitutive components on the overall oscillator performance is also discussed.

INTRODUCTION

Both satellite communication systems and new generations of mobile communication systems must meet a number of requirements among which are : high efficiency and reduced size and weight. As an example, the reduction in weight and size of hand mobile telephones is one of the major preoccupation. As a consequence, small size battery cells must be used and low voltage operation capability of amplifiers and oscillators is required. The emergence of high efficiency class F amplifiers, which reveal to be suitable for such application has recently been demonstrated [1], [2],[3],[4],[5].

In fact, class F operation may be seen as the result of the combination of an optimized class AB operation mode (seeing at fundamental frequency) in addition with an appropriate control of harmonic terminations (c/c à $2\omega_0$ and o/c at $3\omega_0$) to obtain a quasi-square wave drain voltage. Such bias conditions of microwave power amplifiers provide reasonable small signal power gain.

That makes this technique very attractive for use in self-sustained high efficiency power oscillators for which class B and C can't be envisaged, since self-starting conditions cannot be obtained at low level. The application of the class F-technique for the design an build of an 1.6 GHz oscillator is proposed in this paper.

A comparative analysis, in terms of power added efficiency, between amplifier and oscillator configurations is also quantified.

D) - PRELIMINARLY CONSIDERATIONS ON THE EFFICIENCY OF THE OSCILLATORS

Figure 1 shows a conventionnal block diagram of an oscillator.




Figure 1 : block diagram of an oscillator

Let us define :

P_{in} , P_{out} the input and the output power of the amplifier stage (between (A) and(B)).

G_o : power gain of the amplifier stage.

C^2 : coupling factor (between C and D).

α_{out} : output losses (between B and C).

α_f : feedback losses (between D and A).

P_{Dc} : DC power consumption.

P_{osc} : available output power of the oscillator.

One can write the following relation ships :

$$P_{out} = G_o P_{in} \quad \text{with} \quad P_{in} = \alpha_{out} C^2 \alpha_f P_{out}$$

$$P_{osc} = (1 - C^2) \alpha_{out} P_{out} = (1 - C^2) \alpha_{out} G_o P_{in}$$

$$P_{osc} = (1 - C^2) \alpha_{out}^2 G_o C^2 \alpha_f P_{out}$$

The efficiency of the oscillator is

$$\eta_{osc} = \frac{P_{osc}}{P_{Dc}} = (1 - C^2) \alpha_{out}^2 G_o C^2 \alpha_f \frac{P_{out}}{P_{Dc}}$$

while the power added efficiency of transistor alone used in a class F amplifier configuration is:

TH
3E

$$\eta_{\text{add AMP}} = \frac{P_{\text{out}} - P_{\text{in}}}{P_{\text{Dc}}} = \frac{P_{\text{out}} (1 - \alpha_{\text{out}} \cdot \alpha_f \cdot C^2)}{P_{\text{Dc}}}$$

Therefore

$$\eta_{\text{osc}} = \eta_{\text{add AMP}} \cdot \frac{(1 - C^2) \alpha_{\text{out}}^2 \cdot G_o \cdot C^2 \cdot \alpha_f}{1 - \alpha_{\text{out}} \alpha_f \cdot C^2}$$

As we have : $C^2 \cdot \alpha_{\text{out}} \cdot \alpha_f \cdot G_o = 1$

$$\eta_{\text{osc}} = \eta_{\text{add AMP}} \frac{\alpha_{\text{out}} \cdot G_o \cdot \alpha_f - 1}{\alpha_f (G_o - 1)}$$

Assuming $G_o \gg 1$

$$\eta_{\text{osc}} = \eta_{\text{add AMP}} \left(\alpha_{\text{out}} - \frac{1}{\alpha_f G_o} \right)$$

This relationship is very informative ; and leads to the main following key points to design high efficient oscillators :

- first at all , obviously, the power added efficiency of the amplifier must be optimized.
- As far as the power gain G_o of the amplifier stage is sufficient, the feedback network losses α_f don't appear as a critical parameter. Therefore high Q cavity can be used to improve phase noise performances.

Following the same argument a lossy monolithic input matching circuit of the amplifier can be implemented without affecting significantly the oscillator performances.

- On the other hand, the output losses α_{out} are of highest importance. In any case this parameter must be minimized and an hybrid MIC is strongly recommended.

II) - THE PROPOSED HIGH EFFICIENCY CLASS F OSCILLATOR

The power amplifier selected to realize the oscillator is a class F single stage MESFET amplifier[6].

A recent publication [7] is fully dedicated to the design of this amplifier.

For our application a 2000 μm gate periphery FET (THOMSON HP07) is used and biased at : $V_{\text{gso}} = -4.9 \text{ V}$ $V_{\text{DSO}} = 5.5 \text{ V}$ $I_{\text{DSO}} = 12 \text{ mA}$.

The I/V characteristics of the transistor, simulated voltage and current waveforms at the maximum power added efficiency point and the associated load-line is shown in figure 2. and 3.




Figure 2 : Current and voltage waveforms




Figure 3 : Associated class F load line

The amplifier has been designed and built and its measured power characteristics at 1.6 GHz are given in figure 4. Its photography is shown in figure 5




Figure 4 : Measured power characteristics




Figure 5 : photography of the amplifier

The slope of the straight bold line superimposed to curves in figure 4 represents the losses of the whole feedback network including output coupling which is necessary to connect to the amplifier stage in order to achieve an optimized high efficiency oscillator.

The block diagram of the corresponding oscillator is given figure 6




Figure 6: block diagram of the built oscillator

Output losses (between A and B) have been minimized (0.8 dB).

The attenuation of the whole feedback loop (coupler, phase shifter, resonator, attenuator) has been adjusted to 10.5 dB (slope of the straight line figure 4).

In such conditions the measured power of the oscillator (Point B) is :

$$P_{osc\text{dBm}} = 10 \log (P_{out}) - 0.8 \text{ dB.}$$

And the measured efficiency has been found to be:

$$\eta_{osc} = \frac{10 \frac{P_{osc}}{10} \text{ dBm}}{V_{DSO} \cdot I_{DSO}} = 67 \%$$

with $V_{DSO} = 5.5 \text{ V}$ and $I_{DSO} = 56 \text{ mA}$.

CONCLUSION

A design method of high efficiency power oscillators operating in class F mode has been presented.

Such a technique yields the best achievable efficiency at microwave frequencies for self-sustained free running power oscillators. More than 65 % power efficiency has been obtained. To our knowledge these are the best results published at microwave frequencies.

The possibility of designing such high efficiency oscillators, operating at low bias level is particularly very interesting for mobile communication application.

First phase noise measurements of our built-in oscillator give -90 dBc/Hz at 10 KHz from the carrier and more precise results will be given in the presentation.

ACKNOWLEDGEMENTS

The authors would like to thank C. DUVANAUD for designing and building class F amplifier.

REFERENCES

- [1] JONG-LAN LEE and al
"2.9 V operation GaAs power with 31.5 cBm output power and 64 % power added efficiency"
Electron Devices Letters, vol. 15, n° 9, pp. 324-326, September 1994.
- [2] M.A.I. KHATIBZADEH, H.Q. TSERNG "Harmonic tuning of power FETs at x band"
IEEE MTT-S Digest, p. 389-392, Dallas 1990.
- [3] Y.OTA and al
"Highly very compact GaAs power module for cellular telephone"
IEEE MTT-S Digest, pp. 1517-1520, 1992.
- [4] M. EASTON and R. BASSET
"3.5 Watt efficiency GaAs FET amplifier for digital telephone communications"
IEEE MTT-S Digest, pp. 1183-1184, 1992.
- [5] P. SAUNIER and al
"A heterostructure FET with 75.8 % power added efficiency at 10 GHz"
IEEE MTT-S Digest, pp. 635-638, 1992.

[6] C. DUVANAUD

"Les classes de fonctionnement à haut rendement pour l'amplification de puissance microonde en vue d'applications spatiales et de radiocommunications mobiles"

Thèse de l'Université de Limoges, n° 14-93, Février 1993.

[7] C. DUVANAUD, S. DIETSCHÉ, G. PATAUT, J. OBREGON

"High efficient class F GaAs FET amplifiers operating with very low bias voltages for used in mobile telephones at 1.75 GHz"

IEEE Trans. on Microwave and Guided Letters, vol. 3, n° 8, pp. 268-270, August 1993.